



## D18-004

### 應用於AI晶片之非揮發性記憶體內運算巨集與二進位深度神經網路

Non-volatile Computing-in-Memory Macro Based Binary-Input Ternary-weight Neural Network in Application of AI Chip

隊伍名稱 恩恩阿睿 NNRRAM  
 隊長 陳韋豪 / 清華大學電子工程研究所  
 隊員 李品逸 / 清華大學電機工程研究所  
 林威宇 / 清華大學電子工程研究所  
 薛承昕 / 清華大學電子工程研究所



指導教授  
張孟凡  
清華大學電機工程學系

交通大學電子工程博士，現為清華大學電機工程學系教授。曾任美國 Mentor Graphics 工程師、台積電設計服務處主任工程師、積亟科技矽智產事業處處長。



指導教授  
鄭桂忠  
清華大學電機工程學系

美國加州理工學院電機博士，現為清華大學電機工程學系教授。曾任 Second Sight Medical Products, Inc. 資深電機工程師。

#### 研究領域

記憶體積體電路設計、非揮發性邏輯電路設計、人工智慧晶片之記憶體內運算電路設計。



#### Abstract

The challenges faced by von Neumann architecture stem from large amounts of data transmission through memory hierarchies to processing elements (PEs) by bus. Due to the limited IO bandwidth, it not only consumes large energy, but also leads to significant delays. Recently, nonvolatile Computing-in-Memory (nvCIM) becomes a promising solution that enables highly energy-efficient computing for AI edge devices. In particular, nvCIM can achieve fast speed, high throughput and low power consumption by parallel processing.

A 1Mb nvCIM macro was fabricated using 65nm CMOS process with 1T1R contact RRAM (CRRAM) devices. This nvCIM macro can achieve both memory and multiply and accumulation (MAC) CIM functions. The main contributions of this work are listed as follows:

1. The largest capacity and the fastest speed non-volatile computing in memory macro. 1000x energy reduction for the application of AI chip.

2. For the first time, record-high 98.8% inference accuracy on MNIST digits recognition has been achieved by nvCIM based demo system.

3. Innovative Computing in memory circuits:

- 5x input offset reduction by proposed Distance-Racing Current-mode Sense Amplifier (DR-CSA) compare to Conventional Current-mode Sense Amplifier (CNV-CSA).
- Signal margin improvement from -27.9 uA to 7.8 uA by proposed Input-Aware dynamic Input-Aware dynamic reference generation scheme (IA-REF) reference generation scheme.

• 50x inference error rate reduction with MNIST database by DR-CSA + IA-REF Scheme.

4. For the first time, hardware driven Binary-input Ternary weight network.

#### 3. 記憶體內運算電路開發。

- 本研究提出Distance-Racing Current-mode Sense Amplifier (DR-CSA) 與傳統感測放大電路相比降低5倍的感測電流飄移 (Ioffset) 。
- Input-Aware dynamic IREF (IA-REF) 參考電流生成方案提升訊號裕度 (Signal margin) 由-27.9uA提升至7.8uA。
- 結合DR-CSA與IA-REF兩種電路應用於DNN文字辨識 (MNIST database) 中，相較於傳統架構可降低50倍的錯誤發生率。

#### 4. Binary-input Ternary weight network演算法開發。

- 國際首次，由記憶體內運算電路出發改良之低記憶體需求且兼具高辨識成功率深度神經網路 (Deep Neural Network, DNN) 模型。




圖1. 利用電阻式記憶體之非揮發性記憶體內運算巨集

#### ◆Inference result



Fig.2 nvCIM based inference system