


D11-058



作品名稱 **神經網路鏡頭變形校正晶片**
Neural Lens Corrector

隊伍名稱 **r328**

隊 長 **姚敦凱** 中央大學資訊工程研究所

指導老師 **陳慶瀚** 中央大學資訊工程研究所

作品摘要

本作品脫離放射狀變形模型思維，提出一個適用於廣角鏡頭影像校正的高性能演算法，採用類神經網路建模進行曲面擬合，不需以變形中心作為多項式中心，同時改善曲線擬合需要重複使用電路轉換座標系統的轉換運算，減少因為電路位元寬度不足造成的精度損失，所有校正運算在都在卡式座標系統內完成。而由數個平行的神經元組成的類神經網路核心，取代最少6次方的多項式運算，避免實作大資料寬度乘法器電路與連續高次方的多項式運算，減低因為乘法器寬度不足，而造成的運算精度消耗。

系統晶片中，類神經廣角鏡頭變形校正子系統使用的倒傳遞類神經網路電路與微處理器子系統協同完成在線訓練與修正類神經網路；在訓練過程中，正向傳遞使用倒傳遞類神經網路電路運算輸出結果，倒傳遞則使用處理器運算均方誤差並修正神經元鍵值，當完成訓練，類神經廣角鏡頭變形校正晶片即可獨立運作，並整合驗證所需的其他電路子系統，最後實現一個基於神經網路的智慧型鏡頭校正系統晶片。

ABSTRACT

This project breaks away from the radial distortion model and proposes a high-performance wide-angle lens image correction algorithm that uses neural network to fit distortion surface. This approach doesn't use the distortion center to fit polynomial and change the coordinate system between the Cartesian coordinate system and polar coordinate system that can reduce the loss of the calculation. The neuron array uses to replace the polynomial hardware that is more than six orders. The parallel neurons can replace the polynomial hardware, and the neuron was implemented by less width multiplier.

The neural wide-angle lens distortion correction subsystem immediately uses the back-propagation neural network accelerator and microprocessor subsystem to train and modify the parameter of the neural network in the SoC. In the training, the forward operation of the back-propagation neural network generates the association result of the distortion, and the back operation uses the mean square error to modify the weights of the neurons. The neural wide-angle lens distortion correction subsystem can independently correct the distortion after the training. To integrate the other subsystems use to verify this SoC, this project finally implements a neural wide-angle lens distortion correction SoC that bases on neural network.

D11-073

作品名稱 **高速可適性接收機設計**
High-Speed Adaptive Receiver Design

隊伍名稱 **Blizzard-link**

隊 長 **顏宇明** 臺灣大學電子工程研究所

隊 員 **黃逸傑** 臺灣大學電子工程研究所

指導老師 **劉深淵** 臺灣大學電機工程學系

作品摘要

晶片A：
此晶片設計重點希望著墨在找一個新的演算法去達到可適性等化器，有別於傳統用類比控制方法，用數位方式去調整等化器的增益，且可適性數位電路不需要工作再同步的資料速率以達到高速低功率的目標。另外同樣也不需要slicer，因為不但難設計也會增加功率消耗，最後是此可適性等化器可以還原訊號即時一開始眼圖是關閉的情況下。

晶片B：
我們提出了一個新的DFE的架構，叫做adaptive DFE-IIR，我們取代了傳統multi-feedback DFE，我們只使用一路無限脈衝回授(IIR feedback)就能達到multi-taps ISI的補償。無限脈衝響應濾波器的實現方式是使用一階的RC filter。在這邊我們必須要適當的去調整RC time constant還有amplitude，使得IIR Filter的輸出端可以完全的跟接受訊號的ISI消除。

ABSTRACT

Chip A: A 20Gb/s Digitally Adaptive Equalizer/DFE with Blind Sampling.

As data rates increase, the backplane communication systems suffer from serious inter-symbol interference (ISI). Due to different channel lengths, loss, and environment variations, an adaptive equalizer is an attractive and robust circuit to equalize the received data in high-speed data communications. Several techniques are presented for adaptive equalizers. A spectrum balancing method is presented for an analog equalizer. However, this method is valid only for the random data with fixed data rate. An eye-opening-monitor (EOM) method adopts a two-dimensional map to detect the signal quality. This EOM method needs a synchronous sampling clock and high-speed comparators. It results in high power consumption and furthermore it requires accurate analog circuits.

Chip B: A 6Gb/s Receiver with 32.7dB Adaptive DFE-IIR Equalization.

Conventionally, a multiple-tap DFE is adopted to compensate the inter-symbol interference (ISI), which is induced by postcursors due to the non-ideal channel impulse responses. To avoid the power and area penalty due to many postcursors, a DFE with infinite impulse response (MR) filter feedback has been presented. In [B. Kim et al., 2009], no adaptation scheme ensures that such MR filter cancels the postcursors precisely, i.e., its RC time constant and amplitude need to be manually adjusted. In this work, a 6Gb/s receiver using a DFE with an adaptive continuous-time MR filter and a clock/data recovery (CDR) circuit is presented. In a high loss environment, a conventional digital quadricor relator frequency detector (QFD) may fail due to the significant data dependent jitter. To integrate an adaptive DFE with a CDR circuit, a proposed frequency sweeping frequency detector (FD) and a lock detector (LD) are presented in this work.